Diagonal 4.5mm (Type 1/4) CCD Image Sensor for CCIR B/W Video Cameras

## Description

The ICX069AL is an interline CCD solid-state image sensor suitable for CCIR black-and-white video cameras. High sensitivity and low dark current are achieved through the adoption of HAD (HoleAccumulation Diode) sensors.
This chip features a field period readout system and an electronic shutter with variable charge-storage time.


The package is a 10 mm -square 14-pin DIP (Plastic).

## Features

- High resolution, high sensitivity and low dark current
- Horizontal register: 3.6 to 5.0 V drive
- No voltage adjustment
(Reset gate and substrate bias are not adjusted.)
- Low smear
- Continuous variable-speed shutter


## Device Structure

- Interline CCD image sensor


Optical black position
(Top View)

- Image size:
- Number of effective pixels:
- Total number of pixels:
- Chip size:
- Unit cell size:
- Optical black:
- Number of dummy bits:
- Substrate material:

Diagonal 4.5mm (Type 1/4)
$752(\mathrm{H}) \times 582(\mathrm{~V})$ approx. 440 K pixels
$795(\mathrm{H}) \times 596(\mathrm{~V})$ approx. 470K pixels
$4.47 \mathrm{~mm}(\mathrm{H}) \times 3.80 \mathrm{~mm}(\mathrm{~V})$
$4.85 \mu \mathrm{~m}(\mathrm{H}) \times 4.65 \mu \mathrm{~m}(\mathrm{~V})$
Horizontal (H) direction: Front 3 pixels, rear 40 pixels
Vertical (V) direction: Front 12 pixels, rear 2 pixels
Horizontal 22
Vertical 1 (even fields only)
Silicon

[^0]
## Block Diagram and Pin Configuration

(Top View)

Pin Description


| Pin No. | Symbol | Description | Pin No. | Symbol | Description |
| :---: | :--- | :--- | :---: | :--- | :--- |
| 1 | V $\phi 4$ | Vertical register transfer clock | 8 | VDD | Supply voltage |
| 2 | $\mathrm{~V}_{\phi 3}$ | Vertical register transfer clock | 9 | GND | GND |
| 3 | $\mathrm{~V}_{\phi 2}$ | Vertical register transfer clock | 10 | $\phi$ SUB | Substrate clock |
| 4 | $\mathrm{~V} \phi 1$ | Vertical register transfer clock | 11 | VL | Protective transistor bias |
| 5 | NC |  | 12 | RG | Reset gate clock |
| 6 | GND | GND | 13 | $\mathrm{H} \phi 1$ | Horizontal register transfer clock |
| 7 | Vout | Signal output | 14 | $\mathrm{H} \phi 2$ | Horizontal register transfer clock |

Absolute Maximum Ratings

| Item |  | Ratings | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| Substrate clock $\phi$ SUB - GND |  | -0.3 to +40 | V |  |
| Supply voltage | Vdd, Vout - GND | -0.3 to +18 | V |  |
|  | Vdd, Vout - $\phi$ SUB | -30 to +9 | V |  |
| Clock input voltage |  | -15 to +16 | V |  |
|  | V ¢1, V ¢2, $\mathrm{V} \phi 3, \mathrm{~V} \mathrm{~V}_{4}-\phi$ SUB | to +10 | V |  |
| Voltage difference between vertical clock input pins |  | to +15 | V | *1 |
| Voltage difference between horizontal clock input pins |  | to +16 | V |  |
| $\mathrm{H}_{\phi 1}, \mathrm{H}_{\phi} 2-\mathrm{V} \phi_{4}$ |  | -16 to +16 | V |  |
| H $\phi_{1}$, H $\phi_{2}$ - GND |  | -10 to +15 | V |  |
| H $\phi_{1}, \mathrm{H}_{\phi} 2-\phi$ SUB |  | -55 to +10 | V |  |
| VL- - ${ }^{\text {SUB }}$ |  | -65 to +0.3 | V |  |
| $\mathrm{V}_{\phi 1}$, $\mathrm{V}_{\phi 3}$, Vdd, Vout - VL |  | -0.3 to +27.5 | V |  |
| RG - GND |  | -0.3 to +20.5 | V |  |
| V ${ }_{2}$, V ${ }_{\phi 4}, \mathrm{H}_{\phi 1}, \mathrm{H}_{\phi 2}$, GND - VL |  | -0.3 to +17.5 | V |  |
| Storage temperature |  | -30 to +80 | ${ }^{\circ} \mathrm{C}$ |  |
| Operating temperature |  | -10 to +60 | ${ }^{\circ} \mathrm{C}$ |  |

$*_{1}+24 \mathrm{~V}$ (Max.) when clock width $<10 \mu \mathrm{~s}$, clock duty factor $<0.1 \%$.

## Bias Conditions

| Item | Symbol | Min. | Typ. | Max. | Unit | Remarks |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | VDD | 14.55 | 15.0 | 15.45 | V |  |
| Protective transistor bias | VL | $*_{1}$ |  |  |  |  |
| Substrate clock | $\phi$ SUB | $*_{2}$ |  |  |  |  |

${ }^{*} 1 \mathrm{~V}$ L setting is the VVL voltage of the vertical transfer clock waveform, or the same power supply as the VL power supply for the $V$ driver should be used.
*2 Do not apply a DC bias to the substrate clock pin, because a DC bias is generated within the CCD.

## DC Characteristics

| Item | Symbol | Min. | Typ. | Max. | Unit | Remarks |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Supply current | IdD |  | 6 | 8 | mA |  |

Clock Voltage Conditions

| Item | Symbol | Min. | Typ. | Max. | Unit | Waveform diagram | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Readout clock voltage | Vvt | 14.55 | 15.0 | 15.45 | V | 1 |  |
| Vertical transfer clock voltage | Vvi1, VvH2 | -0.05 | 0 | 0.05 | V | 2 | $\mathrm{VVH}=\left(\mathrm{VVH1}+\mathrm{VVH}_{2}\right) / 2$ |
|  | Vvh3, VvH4 | -0.2 | 0 | 0.05 | V | 2 |  |
|  | Vvl1, Vvl2, Vvl3, VvL4 | -8.0 | -7.5 | -7.0 | V | 2 | $\mathrm{VVL}=\left(\mathrm{VVL3}+\mathrm{VVL4}^{\prime} / 2\right.$ |
|  | $\mathrm{V} \phi \mathrm{V}$ | 6.8 | 7.5 | 8.05 | V | 2 | V ¢V $=$ Vv $\mathrm{Vn}-\mathrm{Vv}$ Ln ( $\mathrm{n}=1$ to 4) |
|  | Vvi3 - Vvi | -0.25 |  | 0.1 | V | 2 |  |
|  | VvH4-VvH | -0.25 |  | 0.1 | V | 2 |  |
|  | Vvhe |  |  | 0.3 | V | 2 | High-level coupling |
|  | VVHL |  |  | 0.3 | V | 2 | High-level coupling |
|  | VVLH |  |  | 0.3 | V | 2 | Low-level coupling |
|  | VVLL |  |  | 0.3 | V | 2 | Low-level coupling |
| Horizontal transfer clock voltage | V ${ }_{\text {¢ }}$ | 3.3 | 5.0 | 5.25 | V | 3 |  |
|  | VHL | -0.05 | 0 | 0.05 | V | 3 |  |
| Reset gate clock voltage | V $\phi$ RG | 4.5 | 5.0 | 5.5 | V | 4 | Input through $0.01 \mu \mathrm{~F}$ capacitance |
|  | Vrglh - Vrgll |  |  | 0.8 | V | 4 | Low-level coupling |
|  | VRgh | $\begin{gathered} \hline \mathrm{VDD}+ \\ 0.3 \end{gathered}$ | $\begin{gathered} \text { VDD }+ \\ 0.6 \end{gathered}$ | $\begin{gathered} \text { VDD }+ \\ 0.9 \end{gathered}$ | V | 4 |  |
| Substrate clock voltage | Vфsub | 21.5 | 22.5 | 23.5 | V | 5 |  |

Clock Equivalent Circuit Constant

| Item | Symbol | Min. | Typ. | Max. | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Capacitance between vertical transfer clock and GND | Cфv1, Cфv3 |  | 680 |  | pF |  |
|  | Cфv2, Cфv4 |  | 470 |  | pF |  |
| Capacitance between vertical transfer clocks | Cфv12, Cфv34 |  | 220 |  | pF |  |
|  | Cфv23, Cфv41 |  | 220 |  | pF |  |
|  | CфV13 |  | 75 |  | pF |  |
|  | Cфv24 |  | 75 |  | pF |  |
| Capacitance between horizontal transfer clock and GND | Сфн1, Сфн2 |  | 33 |  | pF |  |
| Capacitance between horizontal transfer clocks | Сфнн |  | 30 |  | pF |  |
| Capacitance between reset gate clock and GND | CфRg |  | 5 |  | pF |  |
| Capacitance between substrate clock and GND | Cфsub |  | 170 |  | pF |  |
| Vertical transfer clock series resistor | R1, R2, R3, R4 |  | 82 |  | $\Omega$ |  |
| Vertical transfer clock ground resistor | Rand |  | 15 |  | $\Omega$ |  |
| Horizontal transfer clock series resistor | Rфн |  | 39 |  | $\Omega$ |  |
| Reset gate clock series resistor | R¢RG |  | 39 |  | $\Omega$ |  |



Vertical transfer clock equivalent circuit


Reset gate clock equivalent circuit

## Drive Clock Waveform Conditions

(1) Readout clock waveform

(2) Vertical transfer clock waveform

$\mathrm{VVH}=\left(\mathrm{VVH} 1+\mathrm{VVH}_{2}\right) / 2$
$V_{V L}=\left(V_{V L 3}+V_{V L 4}\right) / 2$
$V_{\phi} \mathrm{V}=\mathrm{Vv}_{\mathrm{v}} \mathrm{n}-\mathrm{VvLn}(\mathrm{n}=1$ to 4$)$

## (3) Horizontal transfer clock waveform



## (4) Reset gate clock waveform



Vrglt is the maximum value and Vrgil is the minimum value of the coupling waveform during the period from Point $A$ in the above diagram until the rising edge of RG. In addition, $\mathrm{V}_{\text {RGL }}$ is the average value of $\mathrm{V}_{\text {RGLH }}$ and Vrgll.

$$
V_{\text {RGL }}=\left(V_{\text {RGLL }}+V_{\text {RGLL }}\right) / 2
$$

Assuming Vrgh is the minimum value during the interval twh, then:

$$
V_{\phi R G}=V_{R G H}-V_{R G L}
$$

## (5) Substrate clock waveform



## Clock Switching Characteristics

| Item |  | Symbol | twh |  |  | twl |  |  | tr |  |  | tf |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |  |
| Readout clock |  |  | $V_{T}$ | 2.3 | 2.5 |  |  |  |  |  | 0.5 |  |  | 0.5 |  | $\mu \mathrm{s}$ | During readout |
| Vertical transfer clock |  | $V_{\phi 1}$, V ${ }_{\phi 2}$, Vф3, Vф4 |  |  |  |  |  |  |  |  |  | 15 |  | 250 | ns | *1 |
|  | During imaging | H\$1 | 19 | 24 |  | 21 | 26 |  |  | 10 | 15 |  | 10 | 15 | ns | *2 |
|  |  | H中2 | 21 | 26 |  | 19 | 24 |  |  | 10 | 15 |  | 10 | 15 |  |  |
|  | During parallel-seria conversion | H中1 |  | 5.38 |  |  |  |  |  | 0.01 |  |  | 0.01 |  | $\mu \mathrm{s}$ |  |
|  |  | H\$2 |  |  |  |  | 5.38 |  |  | 0.01 |  |  | 0.01 |  |  |  |
| Reset gate clock |  | ¢RG | 11 | 13 |  |  | 51 |  |  | 3 |  |  | 3 |  | ns |  |
| Subs | strate clock | фSUB | 1.5 | 1.8 |  |  |  |  |  |  | 0.5 |  |  | 0.5 | $\mu \mathrm{s}$ | During drain charge |

*1 When vertical transfer clock driver CXD1267AN is used.
*2 $\mathrm{tf} \geq \mathrm{tr}-2 \mathrm{~ns}$, and the cross-point voltage (VCR) for the $\mathrm{H} \phi 1$ rising side of the $\mathrm{H} \phi 1$ and $\mathrm{H} \phi 2$ waveforms must be at least $\mathrm{V} \phi \mathrm{H} / 2$ [V].

| Item | Symbol | two |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| Horizontal transfer clock | $\mathrm{H} \phi 1, \mathrm{H} \phi 2$ | 16 | 20 |  | ns | ${ }^{* 3}$ |

[^1]Image Sensor Characteristics
$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

| Item | Symbol | Min. | Typ. | Max. | Unit | Measurement method | Remarks |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Sensitivity | S | 220 | 280 |  | mV | 1 |  |
| Saturation signal | Vsat | 540 |  |  | mV | 2 | $\mathrm{Ta}=60^{\circ} \mathrm{C}$ |
| Smear | Sm |  | 0.009 | 0.015 | $\%$ | 3 |  |
| Video signal shading | SH |  |  | 20 | $\%$ | 4 | Zone 0 and I |
|  |  |  | 25 | $\%$ | 4 | Zone 0 to II |  |
| Dark signal | Vdt |  |  | 2 | mV | 5 | $\mathrm{Ta}=60^{\circ} \mathrm{C}$ |
| Dark signal shading | $\Delta \mathrm{Vdt}$ |  |  | 1 | mV | 6 | $\mathrm{Ta}=60^{\circ} \mathrm{C}$ |
| Flicker | F |  |  | 2 | $\%$ | 7 |  |
| Lag | Lag |  |  | 0.5 | $\%$ | 8 |  |

## Zone Definition of Video Signal Shading



## Image Sensor Characteristics Measurement Method

## © Measurement conditions

1) In the following measurements, the device drive conditions are at the typical values of the bias and clock voltage conditions.
2) In the following measurements, spot blemishes are excluded and, unless otherwise specified, the optical black (OB) level is used as the reference for the signal output, and the value measured at point $\left.{ }^{*} A\right]$ in the drive circuit example is used.
() Definition of standard imaging conditions
3) Standard imaging condition I:

Use a pattern box (luminance: $706 \mathrm{~cd} / \mathrm{m}^{2}$, color temperature of 3200 K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S ( $\mathrm{t}=1.0 \mathrm{~mm}$ ) as an IR cut filter and image at F8. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.
2) Standard imaging condition II:

Image a light source (color temperature of 3200 K ) with a uniformity of brightness within $2 \%$ at all angles. Use a testing standard lens with CM500S ( $t=1.0 \mathrm{~mm}$ ) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

1. Sensitivity

Set to standard imaging condition I. After selecting the electronic shutter mode with a shutter speed of $1 / 250$ s, measure the signal output (Vs) at the center of the screen and substitute the value into the following formula.
$S=V s \times \frac{250}{50}[m V]$
2. Saturation signal

Set to standard imaging condition II. After adjusting the luminous intensity to 10 times the intensity with the average value of the signal output, 200 mV , measure the minimum value of the signal output.
3. Smear

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity to 500 times the intensity with the average value of the signal output, 200 mV . When the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value (VSm [mV]) of the signal output and substitute the value into the following formula.
$\mathrm{Sm}=\frac{\mathrm{VSm}}{200} \times \frac{1}{500} \times \frac{1}{10} \times 100[\%](1 / 10 \mathrm{~V}$ method conversion value)
4. Video signal shading

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity so that the average value of the signal output is 200 mV . Then measure the maximum (Vmax [mV]) and minimum (Vmin [mV]) values of the signal output and substitute the values into the following formula.
$\mathrm{SH}=(\mathrm{Vmax}-\mathrm{Vmin}) / 200 \times 100[\%]$
5. Dark signal

Measure the average value of the signal output (Vdt [mV]) with the device ambient temperature $60^{\circ} \mathrm{C}$ and the device in the light-obstructed state, using the horizontal idle transfer level as a reference.
6. Dark signal shading

After measuring 5, measure the maximum (Vdmax [mV]) and minimum (Vdmin [mV]) values of the dark signal output and substitute the values into the following formula.
$\Delta \mathrm{Vdt}=\mathrm{Vdmax}-\mathrm{Vdmin}[\mathrm{mV}]$
7. Flicker

Set to standard imaging condition II. Adjust the luminous intensity so that the average value of the signal output is 200 mV , and then measure the difference in the signal level between fields ( $\Delta \mathrm{Vf}[\mathrm{mV}]$ ). Then substitute the value into the following formula.
$\mathrm{F}=(\Delta \mathrm{Vf} / 200) \times 100[\%]$
8. Lag

Adjust the signal output value generated by strobe light to 200 mV . After setting the strobe light so that it strobes with the following timing, measure the residual signal (VIag). Substitute the value into the following formula.
$\operatorname{Lag}=(\mathrm{Vlag} / 200) \times 100[\%]$

Drive Circuit


## Spectral Sensitivity Characteristics

(excludes both lens characteristics and light source characteristics)


Sensor Readout Clock Timing Chart

Drive Timing Chart (Vertical Sync)

| FLD |  |
| :---: | :---: |
| vo | - |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

Drive Timing Chart (Horizontal Sync)


## Notes on Handling

1) Static charge prevention

CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.
a) Either handle bare handed or use non-chargeable gloves, clothes or material.

Also use conductive shoes.
b) When handling directly use an earth band.
c) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
d) Ionized air is recommended for discharge when handling CCD image sensor.
e) For the shipment of mounted substrates, use boxes treated for the prevention of static charges.
2) Soldering
a) Make sure the package temperature does not exceed $80^{\circ} \mathrm{C}$.
b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a ground 30 W soldering iron and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
c) To dismount an image sensor, do not use a solder suction equipment. When using an electric desoldering tool, use a thermal controller of the zero cross On/Off type and connect it to ground.
3) Dust and dirt protection

Image sensors are packed and delivered by taking care of protecting its glass plates from harmful dust and dirt. Clean glass plates with the following operation as required, and use them.
a) Perform all assembly operations in a clean room (class 1000 or less).
b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.)
c) Clean with a cotton bud and ethyl alcohol if the grease stained. Be careful not to scratch the glass.
d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
e) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape.
4) Installing (attaching)
a) Remain within the following limits when applying a static load to the package. Do not apply any load more than 0.7 mm inside the outer perimeter of the glass portion, and do not apply any load or impact to limited portions. (This may cause cracks in the package.)

b) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the bottom of the package. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.
c) The adhesive may cause the marking on the rear surface to disappear, especially in case the regulated voltage value is indicated on the rear surface. Therefore, the adhesive should not be applied to this area, and indicated values should be transferred to the other locations as a precaution.
d) The notch of the package is used for directional index, and that can not be used for reference of fixing. In addition, the cover glass and seal resin may overlap with the notch of the package.
e) If the lead bend repeatedly and the metal, etc., clash or rub against the package, the dust may be generated by the fragments of resin.
f) Acrylate anaerobic adhesives are generally used to attach CCD image sensors. In addition, cyanoacrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives. (reference)
5) Others
a) Do not expose to strong light (sun rays) for long periods. For continuous using under cruel condition exceeding the normal using condition, consult our company.
b) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
c) The brown stain may be seen on the bottom or side of the package. But this does not affect the CCD characteristics.
d) This package has 2 kinds of internal structure. However, their package outline, optical size, and strength are the same.

Structure A


The cross section of lead frame can be seen on the side of the package for structure $A$.
Unit: mm

The point " $B$ '" of the package is the vertical reference.



1. " $A$ " is the center of the effective image area.
2. The two points " $\mathbf{B}$ " of the package are the horizontal reference.
3. The two points " B " of the package are the horizontal reference.
4. The bottom "C" of the package, and the top of the cover
5. The bottom " $C$ " of the package, and the top of the cover glass " $D$ " are the height reference.
6. The center of the effective image area relative to " $B$ " and " $B$ "' is $(H, V)=(5.0,5.0) \pm 0.15 \mathrm{~mm}$.
7. The center of the effective image area relative to " $B$ " and " $B$ " is $(H, V)=(5.0,5.0) \pm 0.15 \mathrm{~mm}$.
8. The rotation angle of the effective image area relative to $H$ and $V$ is $\pm 1^{\circ}$.
9. The height from the bottom "C" to the effective image area is $1.41 \pm 0.10 \mathrm{~mm}$.
The height from the top of the cover glass " D " to the effective image area is $1.94 \pm 0.15 \mathrm{~mm}$.
10. The tilt of the effective image area relative to the bottom "C" is less than $25 \mu \mathrm{~m}$.
The tilt of the effective image area relative to the top " D " of the cover glass is less than $25 \mu \mathrm{~m}$. 8. The thickness of the cover glass is 0.75 mm , and the refractive index is 1.5 .
11. The notch of the package is used only for directional index, that must not be used for reference of fixing.
PACKAGE STRUCTURE

| PACKAGE MATERIAL | Plastic |
| :--- | :--- |
| LEAD TREATMENT | GOLD PLATING |
| LEAD MATERIAL | 42 ALLOY |
| PACKAGE WEIGHT | 0.6 g |


[^0]:    Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

[^1]:    *3 The overlap period for twh and twl of horizontal transfer clocks $\mathrm{H} \phi 1$ and $\mathrm{H} \phi 2$ is two.

